

FIG. 1






FIG. 1A

BEST AVAILABLE COPY




SiRFStar3 Core Major Subsystem

F16.2



Core Data Flow


F 1 61. 3




General Data Flow

F 167: 5

input sample subsystem partitioning






Subsystem 1 Partitioning


F1 G1 4

Fig. 7



input sample subsystem flow

Fig. 8
signal processor subsystem partitioning









Fig. 9



signal processor subsystem flow




subsystem 2 data flow control




F16.11

subsystem 2 data flow control



F16-12


SS2 Control Flow




F16.13


ss2controlmod interface

SS2 master controller flow — FIG. 6. 14




F 16. 15


**fft subsystem partitioning**



Subsystem 3 Functional Flow




Subsystem 3 Functional Flow (2)



F 16. 18


Subsystem 3 Control Flow

Fig. 19



FFT Controller Flow

F16, 20





fft subsystem flow

F161. 21

FFT controller

FFT Controller Flow






SS3 master controller flow


T16, 22

note: ① in locked mode use direct data available signal from SS2



Subsystem2 / FIFO2 / Subsystem3 Flow

F 1 6j. 23








Fig 16, 25

filter subsystem flow

F 1 67. 2. 6

sequencer subsystem partitioning






Sequencer Module Interface F 161, 27


T 16. 28

sequencer subsystem flow




F 1/6, 29


sequencer state machine flow



T 16, 30


memory subsystem






F16, 31

fifo1 structure




Memory Data Path Flow




T. 1 6. 33

ss5 arbitration priority




1 msec acq / 1/8 msec track mode process flow

F 16, 34




cold start acquisition mode process flow

F16, 35




OR




CORRELATOR DATA PATH

F161. 36



Coherent RAM Data Storage

Fig. 37.



FIFT Access of Coherent RAM (eg. pdi = 20)

fftMode = 0 {4,8}
0,2,1,3 Stride=1, Twiddle Modulo = 4

fftMode = 1 {8,8}
fftMode = 2 {8,16}
or
0,4,2,6
1,5,3,7 Stride=2, Twiddle Modulo = 8

fftMode = 3 {16,16}
fftMode = 4 {16,32}
or
0,4,8,c
1,9,5,d
2,a,6,e
3,b,7,f Stride=4, Twiddle Modulo = 16


fftMode = 5 {20,32}
10,12,11,13 - may have collisions
00,08,04,0c
01,09,05,0d
02,0a,06,0e
03,0b,07,0f Stride=4, Twiddle Modulo = 16

FFT - Order Of Data Needed


F16 . 39


```
twidModSel = 2, modulo 16:  
twiddled position = ( t1Twid[3:2] ^ t1Twid[1:0] ^ tapPosition[1:0] )  
twiddleSel = ( t1Twid[3:2] ^ t1Twid[1:0] )  
  
twidModSel = 1, modulo 8:  
twiddled position = ( (1'b0, t1Twid[2]) ^ t1Twid[1:0] ^ tapPosition[1:0] )  
twiddleSel = ( (1'b0, t1Twid[2]) ^ t1Twid[1:0] )  
  
twidModSel = 0, modulo 4:  
twiddled position = ( (1'b0, 1'b0) ^ t1Twid[1:0] ^ tapPosition[1:0] )  
twiddleSel = ( (1'b0, 1'b0) ^ t1Twid[1:0] )
```

Coherent RAM Input Twiddle Select




Coh Accum Controller: Twiddle Gen F1 (Gr. 4)






Twiddle Mux Implementation

- F161.42



FIFO2 Output Address Generation

F161.43



FFT Address Twiddling

Fig. 161, 44




Figure 45




FIGURE 46





Figure 47



48-500

Figure 48





FIGURE 4.9

Figure 5D







FIGURE 5.1

Figure 52






FIGURE 53A




FIGURE 53B




FIGURE 54A


FIGURE 5⁴B

Figure 55





Figure 5.6






FIGURE 57A





FIGURE 57.3

50- 1000
v

Figure 58






FIGURE 59A




FIGURE 59B

Figure 60





Figure 6.1






FIGURE 62

RAM_CTL: (address = 0xC0000000)

63-1500
↓

	R	R	R	R	R	R	R	RW
Reset value	0	0	0	0	0	0	0	0
	-	-	-	-	-	-	-	

	RW	RW	RW	RW	RW	RW	RW	RW
Reset value	0	0	0	0	0	0	0	0
		SW1_ENB	MAP_BLK[2]	MAP_BLK[1]	MAP_BLK[0]	DSP64K_ MAP_ENB	EN_CPU_WAB	EN_CPU_RAB

Figure 63

RAM_STA: (address = 0xC0000004)

64 - 1600

	R	R	R	R	R	R	R	R
Reset value	0	0	0	0	0	0	0	0
	-	-	-	-	-	-	-	-

	R	R	R	R	R	R	RW	RW
Reset value	0	0	0	0	0	0	0	0
	-	-	-	-	-	-	CPUW VIO	CPUR VIO

Figure 64

DSP_ADDR: (address = 0xC0000008)

65-1700
↓

	R	R	R	R	R	R	R	R
Reset value	0	0	0	0	0	0	0	0
	DSP_ADD [15]	*	*	*	*	*	*	*

	R	R	R	R	R	R	R	R
Reset value	0	0	0	0	0	0	0	0
	*	*	*	*	*	*	*	DSP_ADD [0]

Figure 6.5

Figure

664

66-1800



Number of 8Kbyte Blocks Mapped	DSP32K_SWI_ENB	DSP64K_MAP_ENB	MAP_BLK[2:0]	DSP Address Range	CPU Normal Mapped SBU2 Address Range	CPU Soft Mapped SBU2 Address Range	CPU Hard Switch ASB Address Range
1	0	0	XXX	0x0000_0000-0x0001_FFFF	0xC020_0000-0xC021_FFFF	NA	NA
	1	X	XXX	0x0000_0000-0x0001_7FFF	0xC021_8000-0xC021_FFFF	NA	0x6001_0000-0x6001_7FFF
	0	1	000	0x0000_0000-0x0001_DFFF	0xC021_E000-0xC021_FFFF	0x6001_0000-0x6001_1FFF	NA
2	0	0	XXX	0x0000_0000-0x0001_FFFF	0xC020_0000-0xC021_FFFF	NA	NA
	1	X	XXX	0x0000_0000-0x0001_7FFF	0xC021_8000-0xC021_FFFF	NA	0x6001_0000-0x6001_7FFF
	0	1	001	0x0000_0000-0x0001_BFFF	0xC021_C000-0xC021_FFFF	0x6001_0000-0x6001_3FFF	NA
3	0	0	XXX	0x0000_0000-0x0001_FFFF	0xC020_0000-0xC021_FFFF	NA	NA
	1	X	XXX	0x0000_0000-0x0001_7FFF	0xC021_8000-0xC021_FFFF	NA	0x6001_0000-0x6001_7FFF
	0	1	010	0x0000_0000-0x0001_9FFF	0xC021_A000-0xC021_FFFF	0x6001_0000-0x6001_5FFF	NA
4	0	0	XXX	0x0001_0000-0x0001_FFFF	0xC020_0000-0xC021_FFFF	NA	NA
	1	X	XXX	0x0000_0000-0x0001_7FFF	0xC021_8000-0xC021_FFFF	NA	0x6001_0000-0x6001_7FFF
	0	1	011	0x0000_0000-0x0001_7FFF	0xC021_8000-0xC021_FFFF	0x6001_0000-0x6001_7FFF	NA
5	0	0	XXX	0x0001_0000-0x0001_FFFF	0xC020_0000-0xC021_FFFF	NA	NA
	1	0	XXX	0x0000_0000-0x0001_7FFF	0xC021_8000-0xC021_FFFF	NA	0x6001_0000-0x6001_7FFF
	1	1	100	0x0000_0000-0x0001_5FFF	0xC021_6000-0xC021_FFFF	0x6001_8000-0x6001_9FFF	0x6001_6000-0x6001_7FFF
	0	1	100	0x0000_0000-0x0001_5FFF	0xC021_6000-0xC021_FFFF	0x6001_0000-0x6001_9FFF	NA
6	0	0	XXX	0x0001_0000-0x0001_FFFF	0xC020_0000-0xC021_FFFF	NA	NA
	1	0	XXX	0x0000_0000-0x0001_7FFF	0xC021_8000-0xC021_FFFF	NA	0x6001_0000-0x6001_7FFF
	1	1	101	0x0000_0000-0x0001_3FFF	0xC021_4000-0xC021_FFFF	0x6001_8000-0x6001_BFFF	0x6001_0000-0x6001_7FFF
	0	1	101	0x0000_0000-0x0001_3FFF	0xC021_4000-0xC021_FFFF	0x6001_0000-0x6001_BFFF	NA
7	0	0	XXX	0x0001_0000-0x0001_FFFF	0xC020_0000-0xC021_FFFF	NA	NA

Number of 8Kbyte Blocks Mapped	DSP12K_SW1_ENB	DSP64K_MAP_ENB	MAP_BLK[2:0]	DSP Address Range	CPU Normal Mapped SBU2 Address Range	CPU Soft Mapped SBU2 Address Range	CPU Hard Switch ASB Address Range
1	1	0	XXX	0x0000_0000-0x0001_7FFF	0xC021_8000-0xC021_FFFF	NA	0x6001_0000-0x6001_7FFF
	1	1	110	0x0000_0000-0x0001_1FFF	0xC021_2000-0xC021_FFFF	0x6001_8000-0x6001_DFFF	0x6001_0000-0x6001_7FFF
	0	1	110	0x0000_0000-0x0001_1FFF	0xC021_2000-0xC021_FFFF	0x6001_0000-0x6001_DFFF	NA
8	0	0	XXX	0x0001_0000-0x0001_FFFF	0xC020_0000-0xC021_FFFF	NA	NA
	1	0	XXX	0x0000_0000-0x0001_7FFF	0xC021_8000-0xC021_FFFF	NA	0x6001_0000-0x6001_7FFF
	1	1	111	0x0000_0000-0x0000_FFFF	0xC021_0000-0xC021_FFFF	0x6001_8000-0x6001_EFFF	0x6001_0000-0x6001_7FFF
	0	1	111	0x0000_0000-0x0000_FFFF	0xC021_0000-0xC021_FFFF	0x6001_0000-0x6001_FFFF	NA

Figure

66B

66-1800




FIG. 67






FIG. 68



69


69



70

F161.

F16, 71









Fig. 72



73-709




F16, 74




F 16₁: 75


Fig. 76



$(ss2 \text{ top address}) < (ss3 \text{ bottom address})$



$(ss2 \text{ top address}) = (ss3 \text{ bottom address})$




note:
If not 2 pass high res mode then:
 $ss2 \text{ topT1} = ss2 \text{ bottomT1}$

Underflow

77
116, 77

Overflow

$(ss2_bottom_address) < (ss3_top_address)$





F16, 78


Underflow

Overflow


FIG. 29







F16, 81









FIG. 83



F167
84

SS2 Channel Processing

F16.
85


F16
86


F16
88


<u>HW Controlled</u>	<u>SW Controlled</u>
HW SS2 on	SW SS2 On
HW SS3 on	SW SS3 On
HW SS2 Active	
HW SS3 Active	
HW set SS2 finished chan	SW clear SS2 finished chan
HW set SS3 finished chan	SW clear SS3 finished chan
HW set SS3 pdi done	SW clear SS3 pdi done
HW FIFO1 overflow	SW clear FIFO1 overflow
HW SS2 coh accum clip	SW clear SS2 coh accum clip


- SS2: FIFO1 chan initiation overflow detect
 - shut down SS2 (ss2OnSS2 = 0) and SS3 (ss3OnSS2 = 0)
 - set fifo1Overflow semaphore and interrupt (if enabled)
- SS3: FIFO2 errors - none identified that would cause termination
- SS3: NCS timeout – occurs when ncsCount reaches greater than ncsCountMod
 - if ncsStopNormalEn ==1 then shut down SS2 (ss2OnSS3 = 0) and SS3 (ss3OnSS3 = 0)
 - set nesComplete semaphore and interrupt (if enabled)
 - bit sync mode : allow all T1 offsets to complete before terminating channel or setting semaphore
 - odd/even/multFreq; allow all runs to complete before terminating channel or setting semaphore
- SS3: NCS overflow prevention or autoscale termination event, very strong signal detect
 - ncs overflow occurs If all autoscale bits are used up and another scale would be required on next pass
 - autoscale termination event occurs if nes autoscale adjust detected on current PDI and (nesCount < ncsASStop[currentAS])
 - stop NCS accumulations
 - If nesStopEarlyEn == 1 then:
 - 1) shut down SS2 (ss2OnSS3 = 0) and SS3 (ss3OnSS3 = 0)
 - 2) set nesComplete semaphore and interrupt (if enabled)
 - otherwise disable ncs accumulation and peak generation for nes duration and then start up again
- set nesComplete semaphore and interrupt (if enabled)
- bit sync mode : allow all T1 offsets to complete before terminating channel or setting semaphore
- odd/even/multFreq; allow all runs to complete before terminating channel or setting semaphore
- SS3: SW command asynchronous ncsShutOff
 - allows SW clean way to turn off channel
 - commanded by semaphore
 - SS3 complete current context and upon channel shut down it resets ss2OnSS3 and ss3OnSS3
 - this allows cleaning out from shared FIFO2 of any data generated by the channel

F 1 61, 69












Figure 94

2000




Figure 95.




Figure 96




FIG. 97




FIG. 98




FIG.

99.




FIG. 100




Figure 101




Figure 102






FIG. 103








FIG. 106





FIG. 107






FIG. 108.B




FIG. 108 C




FIGURE 109




FIGURE 110





FIG. III







FIG. 1/3

FIG. 14






FIG. 115




FIG. 116




FIG. 117




FIG. 118-A




FIG. 118. B




FIG. 19
CA CAPTURE BLOCK




FIG. 120